View AT73C202_286047.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

Features
* * * * * * * * * * * * * * * * *
300mA/1.8V/2.5V Switching Regulator for Baseband Supply 2.8V/80mA LDO for Baseband Pad Supply Two 130mA/2.8V Low-noise, High PSRR RF LDO Voltage Regulators 130mA/2.7V/2.8V Baseband Low-noise, High PSRR Analog LDO Regulator Ultra Low-power RTC LDO Voltage Regulator Backup Battery Charger Li-Ion or Li-polymer Battery Charger Controller Buzzer and Vibrator Drivers Charging LED Driver Power Management Start-up Controller and Reset Generation SIM Level Shifters and SIM 10mA/1.8V/2.8V LDO Voltage Regulator Ultra-low Sleep Mode Current Consumption (15 A typ) Over and Under Voltage Protections Over Temperature Protection Low-Power Mode and Sleep Mode Straight and Easy Interfacing to any Baseband Controller Small 5x5mm, Forty-nine Ball TFBGA Package
Power Management for Mobiles (PM) AT73C202 Power and Battery Management Unit for Cellular Phone Preliminary
Description
The AT73C202 is a low-cost, ultra low-power, power and battery management IC designed to interface directly with state-of-the-art cellular phones, for example with 2.5G GSM phones. It includes all required power supplies tailored to be fully compatible with the sub-systems of recent mobile phone chipsets, including the RF, analog and digital (DSP, microcontroller, memories) sections. The AT73C202 integrates a step-down DC-DC converter that supplies 300 mA with internal switches and two levels of voltage programming for the baseband core (1.8V and 2.5V). A low-power mode is available in order to minimize standby current consumption during the "quiet" transmission periods. In addition, the AT73C202 includes a lowcost battery charger, using a simple external PNP transistor for Li-Ion or Li-Polymer batteries. Battery operating conditions are maintained within safe limits under hardware control during the start-up procedure (when the phone is turned on or a charger is plugged in). The battery pre-charge is also integrated and self-operated by the AT73C202. On completion the fast charge and end-of-charge procedure is transferred to the baseband software. The AT73C202 integrates 7 low-dropout linear regulators specifically designed to supply RF (x2), analog, memories, etc. It also includes a back-up battery charger and an ultra low-power regulator dedicated to the baseband real-time clock (RTC) supply during sleep mode. The hardwired start-up mechanism (power management controller state machine) ensures safe telephone operation during the wake-up and shut-down procedures, and during the multiple real-life operating conditions of a mobile phone (such charger plugin, plug-out, battery plug-in, plug-out, low or dead battery, etc.). The AT73C202 is packaged into a 49 ball (7x7 matrix), 0.65mm pitch, 5mm x 5mm outline FBGA package.
Rev. 2740A-PMGMT-03/03
1
Functional Diagram
Figure 1. AT73C202 Functional Diagram
D3 GATE-CHG D2 C3 C1 F5 E5 D4 G6 G5 B5 D5 C6 D6 ECO-MODE EN-ANA-B ON-OFF UP-ON-OFF DC-ON EN EN EN FLASH-LED BAT-VOLT TEST BB1 VIN-REG1 Reset Generator DC-DC Converter 1.8V/2.5V 300mA CHG-IN CHG Charger Controller VBAT LED-OUT DC-ON D-GND RES-B LX V-CORE GND-REG1 V-PAD I/O PAD LDO 2.8V/130mA A-VCC Analog LDO 2.7V/2.8V/130mA A-GND V-BCK BAT-RTC VIN > 2.6V C7 A3 B2 CREF VIN-RF EN-RF1 RF1 LDO 2.8V/130mA V-RF2 EN-RF2 VIN-VIB EN-VIB E6 C5 G1 G3 F4 E4 F3 G2 SIM-1V8/2V8 RESET-IN CLK-IN DATA-IO SIM Level Shifter BUZ-IN BUZ-GND D-VCC SIM-EN SIM LDO 1.8V/2.8V/10mA SIM-RST SIM-CLK SIM-IO F1 F2 E2 SIM-VCC A4 E3 VIBRATOR LDO 2.8V/130mA RF2 LDO 2.8V/130mA GND-RF V-VIB BUZ-OUT VREF EN 2.4V/2.7V/2mA V-RTC VCC-RTC 1.5V/0.5mA V-RF1 B7 E1 C2
F6 F7 G4 G7 B6
B4 A7 A6
A5
VIN-REG2
B1
A1 A2 E7
C4 D7
B3
2
AT73C202
2740A-PMGMT-03/03
AT73C202
Pin Description
Table 1. AT73C202 Pin Description
Signal Ball Type Description Charger Block CHG-IN GATE-CHG CHG DC-ON BAT-VOLT FLASH-LED LED-OUT VBAT (VBAT1) D2 D3 C3 D6 F5 C1 C2 E1 PS1 O I O O I O Power Supply AC/DC Adapter Input External PNP control output Charger command from Base Band chip AC/DC Adapter detector output Resistance Divider output Flash LED input LED output (Charging phase indicator) Battery Charger
Power On Block ON-OFF UP-ON-OFF RES-B TEST D5 C6 F6 E5 I I O O Key ON/OFF input Hold the Power ON from Base Band chip Reset Open collector Output Reserved for manufacturing test
Baseband Supply Block VIN-REG1 (VBAT2) LX ECO-MODE V-CORE GND-REG1 VIN-REG2 (VBAT3) EN-ANA-B A-VCC A-GND V-PAD V-RTC V-BCK G6 F7 G5 G4 G7 A5 B5 B4 A7 B6 B7 A6 I O Ground O O I Power Supply O O O Ground Input supply for DC/DC converter DC/DC converter Output Inductor DC/DC converter Output (Base Band chip Core supply) DC/DC converter Output (Base Band chip Core supply) Ground of DC/DC Converter Input supply for Base Band LDO Enable the Analog LDO Analog LDO Output (Base Band chip Analog supply) Ground of A-VCC, V-PAD and RTC LDO Digital LDO Output (Base Band chip Digital PAD supply) Base Band RTC supply output Back-up Battery RTC charger RF Supply Block VIN-RF (VBAT4) EN-RF1 EN-RF2 V-RF1 GND-RF V-RF2 A3 B2 C4 B1 A2 A1 Power Supply I I O Ground O Input supply for RF LDO Enable LDO RF1 Enable LDO RF2 RF1 LDO Output Ground of RF1 & RF2 LDO RF2 LDO Output
3
2740A-PMGMT-03/03
Table 1. AT73C202 Pin Description (Continued)
Signal Ball Type Description
Vibrator and Buzzer Driver Block VIN-VIB (VBAT5) EN-VIB V-VIB BUZ-IN BUZ-OUT BUZ-GND D7 E6 E7 C5 B3 A4 Power Supply I O I O Ground Input Vibrator LDO Vibrator driver input (from Base Band chip) Vibrator LDO Output Buzzer driver input (from Base Band chip) Buzzer output (connected to the buzzer) Ground of Buzzer Output
SIM Interface Block D-VCC SIM-EN SIM-1V8/2V8 RESET-IN CLK-IN DATA-IO SIM-VCC SIM-RST SIM-CLK SIM-IO G1 G3 F4 E4 F3 G2 E3 F1 F2 E2 Power Supply I I I I IO O O O IO Digital supply for SIM Base Band chip Interface Input to Power ON the SIM Input to select the SIM Level (1.8V or 2.8V) Reset Input from base band chip Clock Input from base band chip Data Input/Output from base band chip SIM Power Supply (1.8V or 2.8V) SIM Reset Output SIM Clock Output SIM Data Input/Output Miscellaneous CREF D-GND BB1 C7 D1 D4 IO Ground I Band gap decoupling Ground for Digital (Charger, SIM & Vibrator) Chip Configuration: BB1 = 0: First Platform BB1 = 1: Second Platform
4
AT73C202
2740A-PMGMT-03/03
AT73C202
Application Schematic
Figure 2. AT73202 Application Schematic
T001 Charging Device
VBATTERY
D3 GATE-CH D2 C3 CHG-IN CHG FLASH-LED BAT-VOLT TEST BB1 VIN-REG1 ECO-MODE EN EN-ANA-B ON-OFF EN UP-ON-OFF DC-ON EN A-VCC Analog LDO 2.7V/2.8V/130mA A-GND B4 A7 V-PAD I/O PAD LDO 2.8V/130mA B6 DC-DC Converter 1.8V/2.5V 300mA Reset Generator RES-B Charger Controller VBAT LED-OUT DCON E1 C2
Protection Circuit
R001
C016
C1 F5
Battery Pack
to Logic Reset Input VPAD LOGIC Core Supply C002 LOGIC Periphery Supply ANALOG Supply
V-BCK
NC
E5 D4
C008
F6
R002
VBATTERY C014
G6 G5
LX V-CORE GND-REG1
F7 G4 G7
L001 C001 C004 C003
B5
D5 C6 D6
A5
VIN-REG2 BAT-RTC 2.4V/2.7V/2mA RTC LDO
V-BCK
A6
R003 C005
Backup Battery
RTC Supply
VIN>2.6V
EN
V-RTC VCC-RTC 1.5V/0.5mA
B7
C013 VBATTERY C012
C7
CREF
VREF
A3 B2
VIN-RF EN-RF1 RF1 LDO 2.8V/130mA
V-RF1
B1
C015
V-RF2 C4 EN-RF2 RF2 LDO 2.8V/130mA GND-RF
A1 A2
C006
RF1 Supply
D7 E6
VIN-VIB EN-VIB VIBRATOR LDO 2.8V/130mA
V-VIB
E7
C007
RF2 Supply
BUZ-OUT
B3
C010
VIB
C5
BUZ-IN BUZ-GND A4
C011
VCORE or VPAD
G1 G3 F4 E4 F3 G2
D-VCC SIM-EN SIM-1V8/2V8 RESET-IN CLK-IN DATA-IO
32 Ohm BUZZER VBAT SIM-VCC
SIM LDO 1.8V/2.8V/10mA
SIM-VCC SIM-RST
E3 F1 F2 E2
SIM Level Shifter and Regulator 1.8V/2.8V
SIM-CLK SIM-IO
C009
5
2740A-PMGMT-03/03
External Components Specifications
Table 2. External Component Specifications
Symbol R001 R002 R003 C001, C003, C004, C005, C006, C007, C010, C012 C002 C009, C011, C015 C008, C013, C016 C014 L001 T001 Parameters 4.7 kW, 1/8 W, 0603 4.7 kW, 1/8 W, 0603 2 kW, 1/8 W, 0603 2.2F - X5R 6.3V/10%, 0603 22 F Tantale R, TYPEA 220 nF - X5R 10V/10%, 0603 10 nF - X5R 10V/10%, 0402 10 F - X5R 6.3V/10% 10 H FMMT593 SOT23 PNP
6
AT73C202
2740A-PMGMT-03/03
AT73C202
Power ON Control Block
This block generates the Power ON and Power OFF for the AT73C202. Power ON is activated when one of these conditions is true: * * * * * The AC/DC Charger is plugged (CHG-IN input): the DC-ON pin is then set to high level ON/OFF Key is set to high level, which sets the ON-OFF pin to high level UP-ON/OFF is set to high level Battery must be higher than normal operating voltage (VBATTERY > 3.2V) Thermal protection is right (TJ < 120C)
To achieve all Power ON, the conditions below must be true:
When the ON/OFF Key is pressed (tied to VBAT), the POWER-EN goes to high level and activates the Base Band Chip Core Supply. As the Base Band Chip detects the ON/OFF, it must drive UP-ON/OFF to high level in order to maintain the POWER-EN at high level and the ON/OFF key can be released. When the ON/OFF key is pressed again to power off, the base band chip releases the UP-ON/OFF pin to low level. Note that UP-ON/OFF can also be generated as a wake-up alarm when the phone is in OFF mode (the UP-ON/OFF pin is supplied by the back-up battery on V-RTC (1.0V to 1.8V).
Charger Controller Block
There are three specific phases of battery charging: * * * Pre-charge when VBAT < 3.2V with 50 mA pulsed current stopped by either software or hardware if VBAT > 3.6V or the software crashes. Fast charge with CO current by software Pulse charging with CO current for end of charge by software.
Note: CO equals 600 mA when the battery capacity equals 600mAH. Fast charging and pulse charging use only one switch. The pre-charging will be done using a pulse charging CO during 100 ms each second. Pre-charging Phase When the Base Band Chip is powered OFF and battery voltage is under 3.2V, the charge must be performed by the AT73C202. To ensure no damage occurs, the current is limited to 50 mA or nominal capacity divided by 10 (CO / 10). When the base band chip is powered ON and sets CHG at high level the pre-charge phase is finished. In case of a software crash after power on, a watchdog timer of 10s will set the RES-B to "0" and turn off the device. Pulse & Fast charging In this phase, the base band chip controls the charge through the CHG pin and monitors the battery voltage and temperature through BAT-VOLT on the AT73C202 and temperature through any available temperature sensor in the battery pack. When Battery voltage is under 4.1V, the charger is always active (CHG is high level). As soon as battery voltage exceeds 4.1V, the software enters into a pulse charging phase. The pulse charging stops when battery voltage reaches 4.2V. FLASH-LED Description During the pre-charging phase, the phone is OFF. To indicate the pre-charging is currently running, a LED driver (LED-OUT, open drain) is turned on every second for 100ms. During the fast charge and pulse charging, the Baseband can control the LED driver through the FLASH-LED pin.
7
2740A-PMGMT-03/03
Absolute Maximum Ratings
*NOTICE: Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
Operating Temperature (Industrial).......-40C to +85C Storage Temperature............................-55C to + 150C Power Supply Input VBAT and VIN-REGX Pins .........................-0.3V to +6.5V Power Supply Input CHG-IN.................... ....-0.3V to +8V I/O Input (all except to power supply) . -0.3V to VMAX+0.3
Recommended Operating Conditions
Table 3. Recommended Operating Conditions
Parameter Operating Temperature Power Supply Input Power Supply Input VBAT and VIN-REGX pins CHG-IN Conditions Min -40 3.0 4.6 Maw 85 4.5 5.5 Unit C V V
Power Supply Current Consumption
Table 4. Power Supply Current Consumption on VBAT (Fully Charged Backup Battery)
Mode MODE1 (sleep) MODE2 (sleep) MODE3 (sleep) MODE4 (standby) (Idle without RX or TX burst) Condition 1.2V < VBAT < 2.5V 2.5 V 8
AT73C202
2740A-PMGMT-03/03
AT73C202
Electrical Characteristics
Charger Interface
General conditions unless otherwise noted: VIN = VIN(min) to VIN(max) -TAMB = -40C + 85C
Table 5. Charger Interface Electrical Characteristics
Symbol Parameter Conditions GATE-CHG External Transistor ISINK Sink Current 25 Internal Timer Source (second solution) TON T ON Time Period CHG-IN Input Supply VIN Input Voltage 4.6 5.5 V External Transistor is Closed 60 0.9 80 1 100 1.1 ms s 30 45 mA Min Typ Max Unit
V-CORE DC to DC
TAMB = -20C to 85C, VBAT = 3V to 4.2V unless otherwise specified. - COUT = 22 F - Tantalum - LOUT = 10 H.
Table 6. V-CORE(1) DC to DC Electrical Characteristics
Symbol VOUT VOUT VOUT IOUT(1) IOFF EFF DVDCLD DVTRLD DVDCLE DVTRLE VOUT VOUT IOUT VDROP
(1)
Parameter Output Voltage Output Voltage Output Voltage Output Current Standby Current Efficiency Static Load Regulation transient Load Regulation Static Line Regulation transient Line Regulation Output Voltage Output Voltage Output Current Dropout Voltage
Conditions LDO Mode (ECO-MODE = 1) Initial Voltage after Trimming PWM Mode (BB1 = 1, ECO-MODE = 0) PWM Mode (ECO-MODE = 0)
Min 1.80
Typ 1.90 1.970
Max 2.0
Unit V V
2.45
2.50 150 0.1
2.55 300 1
V mA A % mV mV mV mV
IOUT = 10 mA to 200 mA @1.9V DC-DC Mode (10% to 90% of IOUT(MAX) DC-DC Mode (10% to 90% of IOUT(MAX),TR = TF = 5s DC-DC Mode (10% to 90% of IOUT(MAX), 3.2V to 4.2V) DC-DC Mode (10% to 90% of IOUT(MAX), 3.2V to 4.2V) LDO Mode (BB1 = 0, ECO-MODE = 1) LDO Mode (BB1 = 1, ECO-MODE = 1) LDO Mode (ECO-MODE = 1) LDO Mode (ECO-MODE = 1) 1.75 2.35
90 7 30 20 35 1.80 2.40 1.85 2.45 10 400
V V mA mV
9
2740A-PMGMT-03/03
Table 6. V-CORE(1) DC to DC Electrical Characteristics (Continued)
Symbol IQ DVDCLD DVTRLD DVDCLE DVTRLE PSRR DVLPFP DVFPLP VOUT VOUT IOUT Note: Parameter Quiescent Current Static Load Regulation transient Load Regulation Static Line Regulation transient Line Regulation Ripple Rejection Overshoot Voltage Undershoot Voltage Output Voltage Output Voltage Output Current 1. VOUT and IOUT refer to V-CORE. Conditions LDO Mode (ECO-MODE = 1) LDO Mode (0 to 10 mA) LDO Mode (0 to 10 mA), TR = TF = 5s LDO Mode (3.2V to 4.2V) LDO Mode (3.2V to 4.2V) LDO Mode up to 1 KHz Voltage drop from LDO (LP) to DC-DC(FP) Voltage drop from DC-DC (FP) to LDO (LP) Initial Voltage after Trimming PWM Mode (BB1 = 1, ECO-MODE = 0) PWM Mode (ECO-MODE = 0) 2.45 -15 40 45 0 0 1.970 2.50 150 2.55 300 10 Min Typ 11 Max 14 50 10 8 15 Unit A mV mV mV mV dB mV mV V V mA
Table 7. V-CORE DC to DC External Components
Symbol COUT CESR LOUT LESR Parameter Output Capacitor Value Output Capacitor ESR Output Inductor Value Output Inductor ESR At 100 KHz 8 10 Conditions Min 17 Typ 22 Max 26 100 12 1.1 Unit F mW H W
10
AT73C202
2740A-PMGMT-03/03
AT73C202
A-VCC - Analog
TAMB = -20C to 85C, VBAT = 3V to 4.2V unless otherwise specified.
Table 8. A-VCC(1)- Analog Electrical Characteristics
Symbol VBAT VOUT VOUT VINT IOUT ICC DVOUT DVPEAK DVOUT
(1) (1)
Parameter Operating Supply Voltage Output Voltage Output Voltage Internal Supply Voltage Output Current Quiescent Current Line Regulation Line Regulation Transient Load Regulation
Conditions All VIN, All T C, Line, Load BB1 = 0 BB1 = 1
Min 3 2.65 2.75 2.4
Typ
Max 5.5
Unit V V V V mA A mV mV mV mV mV mV dB VRMS
2.7 2.80
2.75 2.85 2.6
80 195 VBAT: 3V to 3.4V, IOUT = 130 mA Same as above, TR = TF = 5 s 10% - 90% IOUT, VBAT = 3V 10% - 90%IOUT, VBAT = 5.0V 10% - 90% IOUT, VBAT = 5.5V 1 1.5
130 236 2 2.85 1 1 1
DVPEAK PSRR VN TR TF ISD Note:
Load Regulation Transient Ripple rejection Output Noise Rise Time Fall Time Shut Down Current 1. VOUT and IOUT refer to A-VCC.
Same as above, TR = TF = 5 s F = 217Hz - VBAT = 3.6V BW: 10 Hz to 100 kHz 100% IOUT, 10% - 90% VOUT
1.2 70 29
2.4
50
s
1
A
Table 9. A-VCC - Analog External Components
Symbol COUT CESR Parameter Output Capacitor Value Output Capacitor ESR 100 KHz Conditions Min 1.98 Typ 2.2 Max 2.42 50 Unit F mW
11
2740A-PMGMT-03/03
V-PAD - PAD Supply
TAMB = -20C to 85C, VBAT = 3V to 4.2V unless otherwise specified.
Table 10. V-PAD(1)- PAD Supply Electrical Characteristics
Symbol VOUT
(1)
Parameter Output Voltage Full Power Mode Output Current Full Power Mode Output Current Low Power Mode Quiescent Current FP Mode Quiescent Current LP Mode Line Regulation FP Mode Line Regulation Transient FP Mode Line Regulation LP Mode Line Regulation Transient LP Mode Load Regulation FP Mode
Conditions
Min 2.74
Typ 2.8 50
Max 2.86 80 10
Unit V mA mA A A mV mV
IOUT(1) IOUT ICC ICC DVOUT DVPEAK
25 9.75 VBAT: 3.4V to 3V, IOUT = 80 mA VBAT: from 5V to 5.4V and from 3.4V to 3V, IOUT = 80 mA, TR = TF = 5 s VBAT: 3.4V to 3V, IOUT = 5 mA VBAT: from 5V to 5.4V and from 3.4V to 3V, IOUT = 5 mA, TR = TF = 5 s from 0 to 80mA & from 90% to 10% IOUT(MAX), VBAT = 3.4V from 0 to IOUT(MAX) & from 90% to 10% IOUT(MAX), TR = TF = 5 s, VBAT = 3.4V from 0 to 80mA & from 90% to 10% IOUT(MAX), VBAT = 3.4V F = 217Hz BW: 10 Hz to 100 kHz BW: 10 Hz to 100 kHz IOUT = IOUT(MAX) IOUT = IOUT(MAX) 70 50 40
30 11.5
36 13.75 1 2.7
DVOUT DVPEAK
2 4
mV mV
DVOUT
2.9 (4.2 at 5.5V) 23
mV
DVPEAK
Load Regulation Transient FP Mode Load Regulation LP Mode
mV
DVOUT
5 (7.8 at 5.5V) 45 80 300 130 170 1 3 2.74 2.8 50 5.5 2.86 80
mV
PSRR VN VN TR TR ISD VBAT VSAUV Note:
Ripple Rejection Output Noise FP mode Output Noise LP Mode Rise Time FP Rise Time LP Shut Down Current Operating Supply Voltage Internal Operating Supply Voltage Short Circuit Current 1. VOUT and IOUT refer to V-PAD.
dB VRMS VRMS s s A V V mA
Table 11. V-PAD - PAD Supply External Components
Symbol COUT CESR Parameter Output Capacitor Value Output Capacitor ESR 100 KHz Conditions Min 1.98 Typ 2.2 Max 2.42 50 Unit F mW
12
AT73C202
2740A-PMGMT-03/03
AT73C202
Backup Battery LDO (V-BCK)
TAMB = -20C to 85C, VBAT = 3V to 4.2V unless otherwise specified.
Table 12. Backup Battery LDO (V-BCK)(1) Electrical Characteristics
Symbol VOUT VOUT IOUT
(1) (1)
Parameter Output Voltage Output Current Dropout Voltage Quiescent Current Standby Current Leakage Current Ripple Rejection Rise Time Output Current
Conditions BB1 = 0 BB1 = 1
Min 2.4 2.65
Typ 2.45 2.7 2
Max 2.50 2.75 5 50
Unit V V mA mV A A A dB
VDROP IQ IOFF IL PSRR TR Note:
4.8
6.6 0.1 1 40
9.7 1 2
110
320
s
1. VOUT and IOUT refer to V-BCK.
Table 13. Backup Battery LDO (V-BCK) External Components
Symbol COUT CESR Parameter Output Capacitor Value Output Capacitor ESR 100 KHz Conditions Min 1.98 Typ 2.2 Max 2.42 100 Unit F mW
RTC LDO (V-RTC)
TAMB = -20C to 85C, VBAT = 3V to 4.2V unless otherwise specified.
Table 14. RTC LDO (V-RTC)(1) Electrical Characteristics
Symbol VOUT
(1)
Parameter Output Voltage
Conditions BB1 = 0 BB1 = 1 (not used)
Min 1.45
Typ 1.50
Max 1.55
Unit V
IOUT
(1)
Output Current Dropout Voltage Quiescent Current Standby Current Leakage Current Ripple Rejection Rise time 1. VOUT and IOUT refer to V-RTC 110 4.8 6.6 0.1 1 40
0.5 50 9.7 1 2
mA mV A A A dB
VDROP IQ IOFF IL PSRR TR Note:
320
s
13
2740A-PMGMT-03/03
Table 15. RTC LDO (V-RTC) External Components
Symbol COUT CESR Parameter Output Capacitor Value Output Capacitor ESR 100 KHz Conditions Min 198 Typ 220 Max 242 100 Unit nF mW
RF LDOs (V-RF1 and V-RF2)
RF LDOs (V-RF1 and V-RF2)(1) Electrical Characteristics
Symbol VBAT VINT VOUT
(1)
Parameter Operating Supply Voltage Operating Internal Supply Voltage Output Voltage Output Current Quiescent Current Line Regulation Line Regulation Transient Load Regulation
Conditions All VIN, All TC, Line, Load
Min 3 2.4 2.74
Typ
Max 5.5
Unit V V V mA A mV mV mV mV mV mV dB
2.5 2.8 80 195
2.6 2.86 130 236 2 2.85 1 1 1
IOUT(1) ICC DVOUT DVPEAK DVOUT
VBAT: 3V to 3.4V, IOUT = 130 mA Same as above, TR = TF = 5 s 10% - 90% IOUT, VBAT = 3V 10% - 90% IOUT, VBAT = 5.0V 10% - 90% IOUT, VBAT = 5.5V
1 1.5
DVPEAK PSRR VN TR ISD Note:
Load Regulation Transient Ripple Rejection Output Noise Rise Time Shut Down Current
(2)
Same as above, TR = TF = 5 s F=217Hz - VBAT = 3.6V BW: 10 Hz to 100 kHz 100% IOUT, 10% - 90% VOUT 70
1.2 73 29
2.4
37 50 1
VRMS s A
1. VOUT and IOUT refer to V-RF1/V-RF2.
Table 16. RF LDOs (V-RF1 and V-RF2) External Components
Symbol COUT CESR Parameter Output Capacitor Value Output Capacitor ESR 100 KHz Conditions Min 1.98 Typ 2.2 Max 2.42 50 Unit F mW
14
AT73C202
2740A-PMGMT-03/03
AT73C202
Buzzer Open Drain
General Conditions (unless otherwise noted): VIN = VIN(min) to VIN(max), TA = -40C to +85C
Table 17. Buzzer Open Drain Electrical Characteristics(1)
Symbol VOL IOL
(1)
Parameter Low Output Voltage Low Output Current Leakage Current Turn-on Time Turn-off Time
Conditions IOL = 100 mA
Min
Typ
Max 0.4 100 1 10 10
Unit V mA A s s
(1) (1) (1) (1)
IOH
TON
TOFF Note:
1. VOL, IOL, IOH, TON and TOFF refer to Buz-Out.
Vibrator
General Conditions (unless otherwise noted): VIN = VIN(min) to VIN(max), TA = -40C to +85C, COUT = 2.2F - Y5V.
Table 18. Vibrator Electrical Characteristics(1)
Symbol VOUT
(1)
Parameter Output Voltage Output Current Dropout Voltage Quiescent Current
Conditions
Min 2.74
Typ 2.80 100
Max 2.86
Unit V mA
IOUT(1) VDROP IQ Note:
280 195 236
mV A
1. VOUT and IOUT refer to V-VIB.
15
2740A-PMGMT-03/03
Digital Pin Parameters
Table 19. Digital Pins.
Symbol Parameter
Conditions: TAMB = -20C to 85C, VBAT = 3V to 4.2V unless otherwise specified
Conditions DC-ON
Min
Typ
Max
Unit
VOL VOH IOH IOL IOH
Output Low Voltage Output High Voltage Output Current Output Current Leakage Current ON/OFF
GND V-PAD 1 1 1 mA mA A
VIH VIL IIL IIH
High input voltage Low input voltage Low input current High input current
IIH(Max) = 20 A IIL(Max) = 20 A
0.7x VBAT
VBAT GND 0.3 x VBAT 0.1 0.1
V V A A
UP-ON/OFF VIH VIL IIL IIH High input voltage Low input voltage Low input current High input current ECO-MODE VIH VIL IIL IIH High input voltage Low input voltage Low input current High input current RES-B(1) VOL IOH IOL TRESET ISS IOFF Output Low Voltage Output Leakage Current Output Current Output Delay Time Supply Current Standby Current CHG VIL VIH IIL IIH RDOWN Input Low Voltage Input High Voltage Input Low Current Input High Current Pull-down resistance CHG pin 1 1.5 1.5 GND V-PAD 0.1 0.1 1.8 0.6 V V A A MW 20 4 0.1 IOL=1 mA and VPAD = VPAD(MAX) 0.1 0.2 1 1 100 5 1 V A mA ms A A IIL(Max) = 20 A 1.5 V-PAD GND 0.6 0.1 0.1 V V A A IIH(Max) = 20 A IIL(Max) = 20 A 0.7x VRTC V-BCK GND 0.3x VRTC 0.1 0.1 V V A A
16
AT73C202
2740A-PMGMT-03/03
AT73C202
Table 19. Digital Pins. (Continued)
Symbol Parameter Conditions Min Typ Max Unit
FLASH-LED & LED-OUT Pins TON T VOL IOL IOH VIL VIH IIL IIH RDOWN ON Time Period Low Output Voltage Low Output Current Leakage Current Low Input Voltage High Input Voltage Input Low Current Input High Current Pull-down resistance FLASH-LED pin EN-RF1, EN-RF2 VIH VIL IIL IIH RDOWN High input voltage Low input voltage Low input current High input current Pull-down resistance BUZ-IN VIH VIL IIH IIL RDOWN High Input Voltage Low Input Voltage High input current Low input current Pull-down resistance IIH(Max) = 20 A IIL(Max) = 20 A BUZ-IN pin BUZ-IN pin BUZ-IN pin EN_VIB VIH VIL IIL IIH RDOWN Note: High input voltage Low input voltage Low input current High input current Pull-down resistance IIH(Max) = 20 A (EN-VIB) IIL(Max) = 20 A (EN-VIB) (EN-VIB) (EN-VIB) EN-VIB pin 1 1.5 1.5 V-PAD GND 0.6 0.1 0.1 1.8 V V A A MW 1 1.5 1.5 V-PAD GND 0.6 0.1 0.1 1.8 V V A A MW 1 1.5 IIH(Max) = 20 A IIL(Max) = 20 A 0.7 x VCORE V-PAD GND 0.3 x VCORE 0.1 0.1 1.8 V V A A MW 1 1.5 1.5 0.1 0.1 1.8 IOUT = 5 mA External Transistor is closed 60 0.9 80 1 100 1.1 0.4 5 1 0.4 ms s V mA A V V A A MW
1. VIN = 1.2V to VPAD(MAX). The reset generator has an open collector output. It is enabled only when VCORE is active.
17
2740A-PMGMT-03/03
SIM Interface
Conditions are DVCC = 1.8V or 2.8V, tA = -40C to +85C, CDVCC = 100 nF, CSIM-VCC = 100 nF
Table 20. SIM Interface Electrical Characteristics.
Symbol Parameter Conditions Power Supply DVCC IDVCC VSIM-VCC Digital Supply Voltage DVCC Operating Current SIM-VCC Output Voltage Mandatory CLK_IN at 3.25 MHz ISIM-VCC < 10 mA SIM-EN = DVCC SIM-1V8/2V8 = DVCC ISIM-VCC < 10mA SIM-EN = DVCC SIM-1V8/2V8 = GND ISIM-VCC -> SIM card = 0 ISIM-CLK = 3.25 MHz ISIM-VCC + IDVCC with SIM-EN = GND Low-power Mode Full-power Mode 10 40 Digital Interface (RESET-IN, CLOCK-IN, DATA-IO) IIH, IIL IIH IIL VIH VIL VOH VOH VOL RDATA-IO TR TF Input current Input current Input current High input voltage Low input voltage High output voltage High output voltage Low output voltage Pull-up resistance Rise and fall time CLK-IN, RST-IN, SIM-EN, SIM1V8/2V8 DATA-IO DATA-IO CLK-IN, RST-IN, DATA-IO, SIM-EN, SIM-1V8/2V8 CLK-IN, RST-IN, DATA-IO, SIM-EN, SIM-1V8/2V8 DATA-IO, source current = 20 A DATA-IO, source current = 5 A DATA-IO, sink current = 200 A Between DATA-IO and DVCC DATA-IO loaded with 30 pF 13 20 1.3 0.7x DVCC 0.8x DVCC 0.4 28 2 0.7x DVCC 0.3x DVCC -0.1 -20 0.1 20 1 A A mA V V V V V kW s 1.71 1.65 2.5 1.8 3.0 10 1.89 V A V Min Typ Max Unit
VSIM-VCC
SIM-VCC Output Voltage
2.74
2.8
2.86
V
ISIM-VCC ISHDN IQ IQ IOUT ISHORT
SIM-VCC Operating Current Total Shutdown Current SIM_LDO Quiescent Current SIM_LDO Quiescent Current Output Current Short Circuit Current
25 0.1 8
100 1 9.5 60
A A A A mA mA
18
AT73C202
2740A-PMGMT-03/03
AT73C202
Table 20. SIM Interface Electrical Characteristics. (Continued)
Symbol Parameter Conditions Min Typ Max Unit
SIM Interface (SIM-RST, SIM-CLK, SIM-DATA) VIH VIL VOH VOL VOH VOL IIH IIL High input voltage Low input voltage High output voltage Low output voltage High output voltage Low output voltage High input current Low input current Shutdown output voltage SIM-DATA with IIH(Max) = 20 A (1) SIM-DATA with IIL(Max) = 1 mA SIM-DATA, source current = 20 A (1) SIM-DATA, sink current = 200 A SIM-RST, SIM-CLK with source current = 20A (1) SIM-RST, SIM-CLK with sink current = 200 A SIM-DATA SIM-DATA SIM-DATA, SIM-CLK, SIM-RST, SIM-VCC with SIM-EN = GND, with sink current = 200 A Between SIM-DATA and SIM-VCC SIM-DATA, SIM-RST loaded with 50 pF SIM-CLK loaded with 50 pF SIM-CLK loaded with 50 pF 6.5 10 0.9xSVCC 0.4 20 1 0.4 0.8xSVCC 0.4 0.7xSVCC 0.3 V V V V V V A mA V
RSIM-DATA TR, TF TR, TF FSIM-CLK Note:
Pull-up resistance Rise and fall time Rise and fall time Maximum frequency
14 1 18 5
kW s ns MHz
1. SIM-VCC = SVCC
19
2740A-PMGMT-03/03
Package Outline (Top View)
Figure 3. Forty-nine Ball FBGA Package (Top VIew)
1
2
3
4
5
6
7
V-RF2
A
GND-RF
VIN-RF
BUZ-GND
VIN-REG2
V-BCK
A-GND
1
2
3
4
5
6
7
B
V-RF1
EN-RF1
BUZ-OUT
A-VCC
EN-ANA-B
V-PAD
V-RTC
1
2
3
4
5
6
7
FLASH-LED
C
LED-OUT
CHG
EN-RF2
BUZ-IN
UP-ON-OFF
CREF
1
2
3
4
5
6
7
D-GND
D
CHG-IN
GATE-CHG
BB1
ON-OFF
DC-ON
VIN-VIB
1
2
3
4
5
6
7
VBAT
E
SIM-IO
SIM-VCC
RESET-IN
TEST
EN-VIB
V-VIB
1
2
3
4
5
6
7
SIM-RST
F
SIM-CLK
CLK-IN
SIM-1V8/2V8
BAT-VOLT
RES-B
LX
1
2
3
4
5
6
7
D-VCC
G
DATA-IO
SIM-EN
V-CORE
ECO-MODE
VIN-REG1
GND-REG1
20
AT73C202
2740A-PMGMT-03/03
Atmel Headquarters
Corporate Headquarters
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 487-2600
Atmel Operations
Memory
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314
RF/Automotive
Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany TEL (49) 71-31-67-0 FAX (49) 71-31-67-2340 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759
Europe
Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland TEL (41) 26-426-5555 FAX (41) 26-426-5500
Microcontrollers
2325 Orchard Parkway San Jose, CA 95131 TEL 1(408) 441-0311 FAX 1(408) 436-4314 La Chantrerie BP 70602 44306 Nantes Cedex 3, France TEL (33) 2-40-18-18-18 FAX (33) 2-40-18-19-60
Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom
Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France TEL (33) 4-76-58-30-00 FAX (33) 4-76-58-34-80
Asia
Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimhatsui East Kowloon Hong Kong TEL (852) 2721-9778 FAX (852) 2722-1369
ASIC/ASSP/Smart Cards
Zone Industrielle 13106 Rousset Cedex, France TEL (33) 4-42-53-60-00 FAX (33) 4-42-53-60-01 1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906 TEL 1(719) 576-3300 FAX 1(719) 540-1759 Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland TEL (44) 1355-803-000 FAX (44) 1355-242-743
Japan
9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan TEL (81) 3-3523-3551 FAX (81) 3-3523-7581
e-mail
literature@atmel.com
Web Site
http://www.atmel.com
(c) Atmel Corporation 2003. Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems. ATMEL (R) , the Atmel logo and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaires. Other terms and product names may be the trademarks of others. Printed on recycled paper.
2740A-PMGMT-03/03 0M

▲Up To Search▲

Price & Availability of AT73C202

	To Download AT73C202 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .